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Abstract—This paper presents a hardware simulator of Multiple-
Input Multiple-Output (MIMO) propagation channels. The 
hardware simulator reproduces a desired radio channel and 
makes it possible to test “on table” different MIMO systems. A 
specific architecture of the digital block of the simulator is 
presented to characterize an outdoor scenario for Long Term 
Evolution (LTE) systems. An algorithm is introduced to switch 
between the impulse responses and to control the time variation of 
the delays. The new architecture is designed on a Xilinx Virtex-IV 
Field Programmable Gate Array (FPGA). Its accuracy, 
occupation on the FPGA and latency are analyzed.  
Keywords-Hardware simulator; MIMO channels; heterogeneous 
environments; LTE; FPGA 
I. INTRODUCTION  
MIMO techniques improve the capacity and the performance 
of wireless communication systems. Several studies published 
recently present systems that reach a MIMO order of 8×8 and 
higher [1]. This is made possible by advances at all levels of the 
simulator platforms [2]. With continuing increase of the Field 
Programmable Gate Array (FPGA) capacity, entire baseband 
systems can be mapped onto faster FPGAs for more efficient 
prototyping and testing [3]. Some MIMO hardware simulators 
are proposed by industrial companies like Spirent [4], Azimuth 
(ACE), Elektrobit (Propsim F8) [5], but they are quite 
expensive and they do not cover all types of environments. 
The channel models can be obtained from standard models, 
as the TGn 802.11n [6] and the LTE models [7], or from 
measurements conducted with the MIMO channel sounder 
designed and realized at IETR [8]. In the MIMO context, little 
experimental results have been obtained regarding time-
variations, partly due to several limitations of the channel 
sounding equipment [9]. However, theoretical models of time-
varying channels can be obtained using Rayleigh fading [10]. At 
IETR, several architectures of the digital block of a hardware 
simulator have been studied [11]. Typically, radio propagation 
channels are simulated using finite impulse response (FIR) 
filters, as in [11, 12]. The Fast Fourier Transform (FFT) 
modules with algebraic product can also be used, as in [13].  
The frequency architecture considered in [13] operates 
correctly for signals not exceeding the FFT size. Thus, new 
frequency architecture avoiding this limitation has been 
presented and tested in [14]. However, [15] and [16] show that 
the time domain architecture is better in terms of occupation on 
FPGA, output error and latency. Therefore, in this paper, only 
the time domain architecture is considered.  
The main contributions of the paper are: 
• Tests have been made for indoor [15] and outdoor [16] 
fixed environments using standard channel models. In 
this paper, an algorithm is proposed to switch between 
several outdoor environments and make it possible to 
simulate heterogeneous radio propagation channels.  
• In order to simulate a time-varying channel, a Rayleigh 
fading method is used. Moreover, the delays variation 
of the impulse response taps depends on the Doppler 
spread and the proposed environment. Therefore, to 
decrease the number of multipliers on the FPGA, a 
solution is proposed to control the change of delays in 
the architecture. 
The rest of this paper is organized as follows. Section II 
presents the channel characteristics. Section III describes the 
architecture and its hardware implementation. In Section IV, the 
accuracy of the architecture is analyzed. Lastly, Section V gives 
some concluding remarks and prospects. 
II. CHANNEL DESCRIPTION 
A.  Proposed Scenario 
The scenario covers outdoor environments at different 
environmental speeds. It considers the movements of a person 
from an environment to another using LTE signal with a 
sampling frequency (fs) of 50 MHz, a sampling period (Ts) of 20 
ns, a bandwidth (B) of 20 MHz and a central frequency (fc) of 
1.8 GHz. This person driving his vehicle, moves from a 
highway to an urban environment. For this scenario, the LTE 
Extended Vehicular A (EVA) model and the LTE Extended 
Typical Urban (ETU) model are used for this scenario. The 
relative power of each tap of the impulse response for the 
considered LTE channel models are presented [7] by taking the 
Line-Of-Sight (LOS) path as reference. Fig. 1 and Table I 
describe the proposed scenario. 
v is the mean environmental speed, fref is the refresh 
frequency between two successive MIMO profiles, t is the 
duration of movements in the considered environment, d is the 
traveled distance and Np = t× fref  is the number of profiles in 
each environment.  
fd is the Doppler frequency and it  is equal to: 
                                             (1)  
where c is the celerity. fref is chosen greater than 2fd to respect 
the Nyquist-Shannon sampling theorem. 
 Figure 1.  Proposed scenario. 
TABLE I.  SCENARIO DESCRIPTION 
Environnent Model 
v  
(km/h) 
fd  
(Hz) 
fref   
(Hz) 
t  
(s) 
d  
(km) Np 
E1 EVA 120 200 450 300 10 135,000 
E2 EVA 80 133 300 36 0.8 10,800 
E3 ETU 40 66 150 18 0.2 2,700 
 
The switch between the environments must be made in 
continuous manner. Between E1 and E2 for example, the vehicle 
speed decreases from 120 km/h to 80 km/h. Thus, we consider 
a mean environmental speed for each environment.  
B. Algorithm Design to Switch between Environments 
To switch from 9 taps (E2) with a maximum excess delay of 
2510 ns to 9 taps (E3) with a maximum delay of 5000 ns, an 
algorithm is proposed. Two
 
parameters are considered: the 
delay of the taps and their relative powers: 
1) The number of taps is the same for E2 and E3. Therefore, 
the delays of E3 are increased by Ts = 20 ns each 1/fref to 
achieve the same delay vector of E2. This procedure takes 
(5000-2510)/(Ts×fref) = 125/fref seconds to be completed.  
2) To pass from the last h11 profile in E2 (RP1) to the first h11 
profile in E3 (RPN), a relation is proposed to increase the 
relative power (RP) on each fref : 
	AB  	AC D EF    	A  	AC E 
where i is an integer that varies from 2 to N-1. fref also 
changes, as presented in Table 1. It passes from 300 Hz 
(C) to 150 Hz ():  
B  C D EF   
  C
 E 
N is chosen equal to 225. In fact, the average B is equal to 
225 Hz. In this case, 225/225 = 1 s needed time to switch 
between the impulse responses which is sufficient to 
consider it in continuous manner. 
C. Time-Varying 2×2 MIMO Channel 
1) Relative Power Variation 
In this paragraph, we present the method used to obtain a 
model of a time variant channel, using the Rayleigh fading. 
This fading is used for the relative powers of the taps of each 
SISO channel. A 2×2 MIMO Rayleigh fading channel H [10] is 
considered. It can be characterized by the relative power Pc 
(resp. Ps) of constant (resp. scattering) channel components 
corresponding to LOS (resp. NLOS) paths. The ratio Pc/Ps is 
called Ricean K-factor. 
Assuming that all the elements of the MIMO channel matrix 
H are Rice distributed, it can be expressed for each tap by: 
  A  DA E      
where HF and HV are the constant and the scattered matrices 
respectively. The total received power is P = Pc + Ps. Thus: 
A  A   D  ! A  A

 D E" 
where K = 0 to obtain a Rayleigh fading channel. P is given in 
[7] for each tap. For 2 transmit and 2 receive antennas: 
  #A $%CC %C&%&C %&&' E( 
To correlate the Xij elements, a product-based model is used. 
This model assumes that the correlation coefficients are 
independently derived at each end of the link: 
%  E	C)& BB  *E	+C)&,-E.  
Hiid is a matrix of independent zero means, unit variance, 
complex Gaussian random variables. Rt and Rr are the transmit 
and receive correlation matrices:  
	+  /  001 2!	  $
 3
31 'E4 
The complex correlation coefficients 0 and 3 are expressed as: 
5  	66E7 D 8 	69E7E: 
where D = 2d/λ, d = 0.5λ is the distance between two 
antennas, λ is the wavelength and Rxx and Rxy are: 
	66E7  ; <=>E7 >?@EA
B
CB
 ADEEA FAEG 
	69E7  ; >?@E7 >?@EA
B
CB
 ADEEA FAE 
The Power Angular Spectrum (PAS) closely match the 
Laplacian distribution:                                                            
ADEEH  #I J
CK#&L)MKE 
where  is the standard deviation of the PAS. 
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2) Tap Delays Variation 
The delays variation depends on the Doppler spread and on 
the movement direction. For E1 and E2, the environment is a 
highway (open outdoor). The delays of the multipath 
propagation waves vary in a linear way. They decrease if the 
vehicle approaches from the base station and increase if it 
moves away. E3 is an urban environment. The multipath waves 
vary randomly when moving between the buildings and their 
delays depend on the movement directions. Therefore, the 
delays of the multipath that come from behind the vehicle (in 
Fig. 1) increase, while the ones from the front decrease. 
III. ARCHITECTURE AND IMPLEMENTATION 
Four FIR filters are considered to simulate the 2×2 MIMO 
channel. In general, the FIR width and the number of used 
multipliers are determined by the taps of each SISO channel. 
However, by simulating a scenario, the entire SISO channels 
have to be considered. To use the limited number of multipliers 
on the FPGA and to switch from one environment to another, a 
solution is proposed to control the change of delays by 
connecting each multiplier to the corresponding cells of the 
shift register and the memory (RAM). Therefore, the number 
of multipliers in the FIR filters is equal to the maximum 
number of taps of all SISO channels, for all environments. 
Thus, 4 FIR filters, each one with 9 multipliers are considered. 
Fig. 2 presents a FIR filter 250 with 9 multipliers (9 taps) for 
one SISO channel which corresponds to E3. We have 
developed our own FIR filter instead of using Xilinx MAC 
filter to make it possible to reload the filter coefficients. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.  FIR 250 with 9 multipliers for one SISO channel using h11. 
Due to the use of a 14-bit digital-to-analog converter (DAC), 
the final output must be truncated. The best solution is the 
sliding window truncation presented in Fig. 3 which uses the 
14 most significant bits. 
 
 
 
 
 
 
 
Figure 3.  Sliding window truncation, from 34 to 14 bits. 
Fig. 4 shows the XtremeDSP Virtex-IV board from Xilinx 
[2] used for the implementation of the architecture. This 
prototyping board is described in [14]. The simulations are 
made with ISE [2] and ModelSim software [17]. 
 
Figure 4.  XtremeDSP Development board Kit-IV for Virtex-IV. 
Table II shows the device utilization in one V4-SX35 for 
four SISO channels using four FIR filters of 9 multipliers each.  
TABLE II.  FPGA OCCUPATION FOR 4 FIR FILTERS 
Logic Utilization Used Available Utilization 
Slice Flip Flops 1,190 30,720 4 % 
4 input LUTs 2,284 30,720 8 % 
Occupied Slices 1,805 15,360 12 % 
Bonded IOBs 40 448 9 % 
BUFG/BUFGCTRLs 1 32 4 % 
FIFO16/RAMB16s 36 192 19 % 
DSP48s 36 192 19 % 
For a MIMO profile, the sent data is: 9 × 4 = 36 words of 
16 bits = 72 bytes to transmit. Thus, the transfer speed is 72×fref 
Bps, i.e. 32.4 kBps for E1, 21.6 kBps for E2 and 10.8 kBps for 
E3. 
IV. ACCURACY 
In order to determine the accuracy of the digital block, a 
comparison is made between the theoretical output signal and 
the Xilinx output signal. An input Gaussian signal x(t) is 
considered and long enough to be used in streaming mode: 
NEO  NPJ
CE+CPQR&MR !G S O S T+E 
where Wt = 384Ts, mx = 3.Wt/4 and  = mx/32 (small enough to 
show the effect of each path of the impulse responses on the 
output signals). The A/D and D/A converters of the 
development board have a full scale [-Vm,Vm], with Vm = 1 V. 
For the simulations we consider xm = Vm/4. The theoretic 
output signals are calculated by: 
UCEO  VWCCEFX NEO  FXO
Y
XZC
DVW&CE8X NEO  8XO
Y
XZC
E 
U&EO  VWC&E[X NEO  [XO
Y
XZC
DVW&&E\X NEO  \XOE"
Y
XZC
 
The relative error is computed for each output sample by: 
 
]EF   6^B_B`6EF  +^ab9EF
+^ab9EF  GGcdeE( 
 
where YXilinx and Ytheory are vectors containing the samples of 
corresponding signals. The Signal-to-Noise Ratio (SNR) is: 
SNREF = 20 \fgCh i jklmnopEBjQqrqsQEBCjklmnopEBi cFte! F  ! uuuuuuuuE. 
 
n(i)       n(i-1)         n(i-2)         -----------------------------      n(i-249)   
V
 
h(0)         h(1)         h(2)         -----------------------------        h(249) 
h(0)         h(1)         h(2)         ------------------------------       h(249) 
0001010011001100001… Truncation 
 
  CNA 
Fig. 5 shows a snapshot of the Xilinx output signal y1 with 
its relative error and SNR for E1, E2 and E3 using the brutal 
truncation (B.T.) and the sliding truncation (S.T.). 
 
  
Figure 5.  Snapshot of y1 and its SNR. 
The relative error is high only for small values of the output 
signal because the Gaussian signal test is close to 0. The global 
values of the relative error and the SNR of the output signals 
are necessary to evaluate the accuracy of the architecture. The 
global relative error and SNR are computed by: 
]  vwvxjklmnopx  GGcde! E	y  G  \fgCh
xjklmnopx
vwv cFteE4  
where E =YXilinx-Ytheory is the error vector. Table III shows the 
mean global SNR for each environment. 
TABLE III.  MEAN GLOBAL SNR 
 SNR (dB): y1 SNR (dB): y2 
Environment B.T. S.T. B.T. S.T. 
E1 39.23 74.73 36.95 73.79 
E2 40.01 75.22 37.31 73.66 
E3 40.09 78.91 39.37 75.84 
 
V. CONCLUSION 
In this paper, tests have been made for a scenario model that 
switches between outdoor environments to simulate 
heterogeneous propagation environments. In this context, an 
algorithm has been proposed to switch between the 
environments in a continuous manner. In order to simulate a 
time-varying channel, a Rayleigh fading method is used to vary 
the relative power of the taps of the channel impulse response. 
Moreover, the delays variation of the taps, which depends on 
the Doppler spread and the proposed environment, have been 
considered. A solution has been proposed to control the change 
of delays in the architecture. 
For our future work, simulations made using a Virtex-VII 
[2] platform will allow us to simulate up to 16×16 MIMO 
systems. Measurement campaigns will be carried out with the 
channel sounder realized by IETR, for various types of 
environments. The objective of these measurements is to obtain 
realistic MIMO channel models in order to supply the hardware 
simulator. A graphical user interface will also be designed to 
allow the user to reconfigure the simulator parameters. 
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